Dynamic Voltage Scaling (DVS) and Dynamic Power Management (DPM) are two popular techniques commonly employed to save energy in real-time embedded systems. DVS policies aim at reducing the CPU energy, while DPM-based solutions involve putting the system components (e.g. memory or I/O devices) to low-power/sleep states at run-time, when sufficiently long idle intervals can be predicted. Despite numerous research papers that tackled the energy minimization problem using DVS or DPM separately, the interactions of these two popular techniques are not yet well understood. In this paper, we undertake an exact analysis of the problem for a real-time embedded application running on a DVS-enabled CPU and using potentially multiple devices. Specifically, by adopting a generalized system-level energy model and taking into account the non-trivial time/energy overheads involved in device transitions, we characterize the variations in different components of the system energy as a function of the CPU processing speed. Then, we propose a provably optimal algorithm to determine the optimal CPU speed as well as device state transition decisions to minimize the system-level energy. Our algorithm runs in O(m log m) time, where m is the number of devices used by the application. The evaluations with realistic system parameters indicate that our solution, which combines DVS and DPM optimally, can lead to substantial energy savings when compared to previous solutions.
INTRODUCTION
Many embedded devices are usually battery-operated and hence, have limited energy supply. Due to the growing demand for smaller devices with longer battery life, energy management has become one of the major goals in embedded systems research. Over the past decade, the research community has made significant progress in the area of lowpower system design [7, 10] . On the industry side, the Advanced Configuration and Power Interface (ACPI) standard, which was introduced in 1997, has moved power management to the operating system level by providing system calls for predictive shutdown of system components. Many applications running on power-limited systems (such as embedded controllers) are subject to timing constraints. As a result, the real-time and energy-aware operation is a highly desirable and sometimes critical feature of an embedded system. Dynamic Voltage Scaling (DVS) [19] is a popular and widely-used technique for power management in real-time embedded systems. With DVS, the processor can operate at different frequency (speed) levels. Since the CPU power consumption increases in convex fashion with the frequency, DVS helps to significantly reduce the CPU dynamic energy consumption. In real-time systems, preserving the temporal correctness (the system feasibility) is of paramount importance. Hence, in DVS settings, utmost care must be exercised to avoid deadline misses. The problem of minimizing the energy consumption while satisfying the timing constraints is known as the Real-Time DVS (RT-DVS) problem. The RT-DVS problem has been extensively studied in recent past for various task/system models [2, 11, 12, 14] .
Dynamic Power Management (DPM) is another commonly used energy management technique, aiming at reducing offchip device energy consumption. Typical off-chip devices have an active state in which they process requests and at least one low-power sleep state. DPM deals with transitioning devices to low-power states when not in use so as to reduce the device energy consumption. Memory modules and I/O devices which consume significant energy have been the primary targets of DPM. However, non-trivial time and energy overheads are associated with each device state transition. As a consequence, transitioning devices to low-power states is energy-efficient only when the device idle interval is guaranteed to be greater than a certain threshold (typically called the device break-even time).
One of the primary difficulties associated with the use of DPM is to decide when to switch a device to a low-power state. DPM techniques can be classified as stochastic, predictive and timeout-based [3] . In real-time systems, the pre-dictive DPM techniques are commonly used. The predictive techniques involve making accurate predictions about the next usage time of idle devices. As such, predicting the next device usage time is of critical importance in real-time systems. Under-estimations may lead to inefficient energy management (as devices would not be put to low-power states) and over-predictions may lead to potential deadline misses (due to the non-trivial transition delays). Several offline and online solutions have been proposed for real-time DPM under different task/device settings [5, 6, 18, 16, 17] .
While DVS and DPM are popular techniques targeting energy minimization in CPU and external devices respectively, a comprehensive system-level energy management policy is likely to use both DVS and DPM. However, integrating DVS and DPM in a single framework poses several challenges. With DVS, low processor frequencies lead to low CPU dynamic energy consumption figures. However, this also results in elongated task execution times and shortened device idle intervals. This not only forces devices to remain in active state for longer periods but also limits the possibility of transitioning devices to sleep states (as shortened idle intervals will tend to be smaller than the device break-even times). On the other hand, running the processor at higher frequencies reduces the device energy and creates more opportunities for transitioning devices to sleep states, at the cost of increased CPU energy and transition energy. Thus, there is an intriguing trade-off spectrum covering the benefit/cost spaces of DVS and DPM techniques.
Recently, there have been a few research efforts addressing system-wide energy consumption issues for real-time embedded systems. In [8] , the concept of critical speed (or, energy-efficient speed) was introduced. This stems from the observation that lowering the processor speed below a certain threshold can have negative effects on the system-wide energy consumption. The energy-efficient speed is calculated by considering both the device energy and CPU energy consumed during task executions. Each task can potentially have a unique energy-efficient speed, depending on the devices it uses during its execution. In [8] , the authors provide a single policy to manage both processor leakage energy and device energy. In [24] , the authors propose a dynamic task scheduling algorithm using the concept of critical speed which minimizes the system-wide energy consumption.
In [1] , the authors consider a generalized power model taking into account several factors such as on-chip/off-chip workload ratios, effective switching capacitance and frequencydependent and frequency-independent power components. For this generalized power model, the authors show how to derive the task-level energy-efficient speeds and propose an O(n 3 ) algorithm to optimally solve the system-wide energy minimization problem for periodic hard real-time tasks. In [22] , the authors address the energy minimization problem assuming a DVS processor with limited number of speed values. Recently, other research groups addressed the CPU and memory energy minimization problems [15, 23] .
While the concept of critical speed helps mitigate the negative impacts of DVS on the system-wide energy, one major drawback of most system-level real-time energy management research efforts is that they either assume negligible device transition overheads or provide no DPM policies. In fact, most of these studies often make the assumption that the device will be transitioned to the low-power state whenever it is not in use. However, this is not the case due to the non-trivial time/energy device transition overheads. A recent research effort that combines both DVS and DPM in the same framework is given in [4] , where the authors propose a practical system-level energy management heuristic called SYS-EDF for periodic real-time tasks and discrete model DVS capable processor. SYS-EDF is a combination of a DPM policy Conservative Energy-EfficientDevice Scheduling (CEEDS) and a DVS scheme based on energyefficientscaling.
Despite all these efforts, an extremely important but mostly unexplored issue is the analysis of exact interplay of DVS and DPM in real-time embedded systems. Obviously, a straightforward integration of a DVS scheme using critical speed and a DPM heuristic (such as SYS-EDF) does not exploit this interplay fully. We contend that it is imperative to formally characterize this interplay to devise optimal energy management systems in the presence of both DVS and DPM features.
Contributions of this research effort:
• In this paper, we address the problem of exact characterization of system-level energy consumption on a realtime embedded environment with both DVS and DPM features. This characterization allows us to perform a formal analysis of the interplay between DVS and DPM for a real-time application that uses several devices. By using the results from this analysis, we propose a O(m log m)-time algorithm (where m is the number of devices used by the application) to determine the optimal processor speed and device transitioning decisions to minimize the system-wide energy consumption. To the best of our knowledge, this is the first research effort to not only investigate the exact interplay between DVS and DPM, but to also provide a provably optimal solution to the system-level energy management problem by taking into account DVS/DPM-related issues and device transition overheads.
• We show that our optimal scheme, designed by considering the DVS/DPM interplay and device transition overheads, yields significant energy gains when compared to the existing sub-optimal approaches. Our experimental results are obtained using real device and CPU specifications, as well as real energy consumption figures.
The remaining of the paper is organized as follows. In Section 2, we give the system model and assumptions. In Section 3, we illustrate the non-trivial challenges in the analysis of the interplay between DVS and DPM, by focusing on the simple case where the real-time application uses only one device. In Section 4, we solve the general case of the problem for multiple devices. We conclude in Section 5.
SYSTEM MODEL AND ASSUMPTIONS

Application Model
We consider a real-time embedded application that is invoked periodically with a period of d, at time instants
. At each invocation, the application must complete its execution within the time interval
which is referred to as a frame. This embedded application model is also known as a frame-based system in the literature [13, 20] .
The system is equipped with a DVS-enabled CPU where the processing frequency f can be adjusted up to a maximum frequency fmax. We normalize the frequency values with respect to fmax. The worst-case execution time (WCET) of the application under maximum frequency fmax is denoted by c. We assume that the application's execution time scales linearly with processor frequency; that is, at frequency f the WCET of the application is W CET (f ) = 
Device Model
The real-time embedded application is assumed to use a set of m devices denoted by D = {D1 . . . Dm} during its execution. Each device is assumed to have (at least) two states: an active state and a sleep (low-power) state. Following [5, 6, 18, 16, 17] we assume inter-task device scheduling. Under inter-task device scheduling approach, all devices needed by the real-time application must be in active state at the beginning of each frame and they should remain in active state until the application completes its execution in that frame. A device can be put to sleep state when the application completes its execution (i.e. during the slack period). These assumptions are realistic given that the device state transitions typically involve non-trivial costs and it is fairly difficult to predict when a running application will re-request a specific device during execution [5, 6, 18, 16, 17] .
The following parameters are associated with each device Di:
• P i a : The device power consumption in active state.
• P i s : The device power consumption in sleep state.
• T i sd and T i wu : The device state transition times (from active to sleep and from sleep to active, respectively).
• E [4, 5] :
Observe that the devices become idle at the end of task execution and remain so until the beginning of the next frame.
In each frame, a device Di can be transitioned to sleep state at the end of task execution, only if δ(f ) ≥ Bi, where f is the processor frequency at which the application is executed. Further, if the slack at the maximum frequency δ(fmax) is smaller than Bi, then Di will be forced to remain in active state throughout the frame (since lower frequencies can only reduce its slack time). Since this work explores the combined effects of DPM and DVS, we will assume that δ(fmax) > Bi, for all devices 1 .
Energy Model
Since the embedded application is invoked in periodic fashion, we concentrate on the energy consumption over a single frame. The system energy E can be divided into static energy (Es) and dynamic energy (E(f )):
The static energy, Es, is due to the static power which is required for purposes such as keeping the system clock running, maintaining the basic circuits and keeping the devices in sleep states. Since the static power can only be eliminated by completely turning off the entire system, we assume that the static energy is not manageable. As such, we focus on minimizing the dynamic energy consumption E(f ) which is a function of the processor frequency and includes the system components such as CPU, the main memory and I/O devices.
At the end of task execution in each frame, depending on the system slack, the devices can either be transitioned to sleep state or kept in active state. Let DA denote the set of devices kept in active state throughout the frame. Devices in D − DA are transitioned to sleep state. It is assumed that each device Dj ∈ (D − DA) is re-activated T j wu time units before the start of the next frame, to allow timely execution. Also, let P ind = P i|D i ∈D P i a denote the total active power of the application's devices. Given this notation, the dynamic system energy consumption at frequency f over the duration of a frame is given as:
The processor power consumption is modeled as a convex function af 3 , where 'a' is the switching capacitance. At frequency f , the application executes for represents the total device energy consumption during the execution of the application.
P
represents the total energy consumed over the slack period by devices remaining in active states. P
wu ) represents the transition energy overhead for devices that are transitioned to sleep state during the slack period. We note that this component of the system energy representing device transition overheads was not considered in previous system-level energy management papers [1, 8, 24] .
SINGLE-DEVICE MODEL
In this section, we consider a simplified model where the real-time application uses a single device. Using this simple model, we illustrate several non-trivial observations that lead us to the characterization of the exact interplay between DVS and DPM. We also provide an O(1) algorithm to calculate the speed that optimizes system-wide energy while taking into account the DVS/DPM interplay and device transition overheads. In Section 4, we will extend these results to the general case with multiple devices. The exact characterization of the trade-offs between DVS and DPM is critical for system-wide energy minimization. Consider a real-time application with WCET of c units and frame length of d units, using a device D0 with break-even time B0. By adjusting the processor frequency, the completion time of the task can be anywhere from c to d (Figure 1 ). This frequency assignment has obviously serious consequences for the applicability of DPM, and hence for overall system energy. Let us denote the frequency which produces a slack of exactly B0 units by
. Note that to transition D0, the processor has to run the real-time frame-based application at a frequency no less than f * . Figure 2(a) shows the variations in device energy consumption (E device ) and CPU energy consumption (Ecpu) as a function of the processor frequency.
Energy
2 Note that E device also 2 For the purpose of presentation, Figure 2 is drawn assuming device break-even time B = B actual . The formal analysis does not make such an assumption. Further, the device sleep power consumption P i s can only be eliminated by completely turning off the device. Consequently, we assume that the transition costs associated with completely turning off devices are significant and devices cannot be completely turned off. As a result, a device D i will always consume power at the rate of at least P i s . In this and upcoming figures/discussions, without loss of generality, we
and E i wu = includes device transition costs, when applicable. To start with, Ecpu increases with increasing frequency in a quadratic manner. However, E device follows different patterns in two different regions. In Region 1 where U ≤ f < f * , the device D0 cannot be transitioned (because the slack is smaller than B0) and it is forced to remain in active state throughout the frame. As such, E device = Pa d is constant in Region 1. In Region 2 where f * ≤ f ≤ fmax, the device can be transitioned to sleep state. Further, as the frequency increases beyond f * in Region 2, the slack and hence, the length of the device sleep interval, increases. Thus, in Region 2, E device decreases with increasing frequency.
Figure 2(b) shows the variation of the system energy consumption, Esystem = E device + Ecpu, as a function of the frequency. We can see that Esystem exhibits varying trends in Regions 1 and 2. While Esystem increases in Region 1 with increasing frequency, the local minimal of Esystem in Region 2 can lie anywhere in the range [f * , fmax]. It is worthwhile to compare these trends to the results of prior energy management studies. Region 1 is the spectrum where the dynamic CPU power dominates. In fact, this was precisely the assumption of the early RT-DVS papers [2, 11] , which effectively ignored Region 2. Consequently, in Region 1, the minimum frequency that guarantees system feasibility (f = U ) is optimal. Region 2 is somewhat similar to the spectrum assumed by the recent system-level energy management papers [1, 8, 24] , which considered the CPU and device energy figures at the same time. But, these papers neither accounted for energy transition overheads nor addressed the question of whether DPM is justifiable at runtime, given the length of idle intervals. As a result, these approaches ignored Region 1. We can see that one really needs to consider both regions to analyze (and get full benefits of) DVS and DPM, simultaneously.
The local optimal frequencies that minimizes Esystem in Regions 1 and 2 are well defined. However, there is no a priori reason why global optimal frequency that minimizes Esystem should lie in Region 1 or Region 2. Depending on the relative power consumption rates of the device and CPU, the execution time of the application and the relative positions of U and f * , the global optimal may be in either Region 1 or Region 2. In fact, fopt2, which optimizes Ecpu + E device and transitions the device to sleep state (by incurring the transition energy) may possibly consume more system-wide energy compared to the frequency fopt1, which minimizes Ecpu and avoids device transition costs, without paying special attention to E device . As such, exact evaluation and comparison of the local optimal values in Regions 1 and 2 is necessary in order to determine the global optimal.
System Energy Minimization in Region 2
While the local optimal in Region 1 is straightforward to find, the one in Region 2 requires some elaboration. In Region 2, all frequency values support energy-efficient device transitions and the device will be transitioned at the end of task execution. Thus, in Region 2 the system energy consumption can be expressed as:
, for all devices. Thus, all power consumption rates for a particular device, D i , are given in excess of P i s . Notice that such a transformation changes neither the original value of B i nor the analysis in the upcoming sections.
Observe thatĒ(f ) is a strictly convex function. (E 0 sd + E 0 wu ) appears as a constant inĒ(f ) and hence, the frequency that minimizesĒ(f ) can be found by setting its derivative to zero. This gives:
This is, as expected, numerically equal to the energy-efficient speed value given in [1] , that did not consider neither the transition energy, nor the DPM issues. The convex nature ofĒ(f ) justifies the following two basic properties for any > 0.
Letf denote the frequency that minimizes system energy in Region 2. We determinef by considering 3 possible cases.
• Case 1: f * ≤ fee ≤ fmax In this case, D0 can be transitioned to sleep state at f = fee as δ(fee) ≥ B0. Also there is no other frequency which can transition D0 and yield better system energy consumption in Region 2. Thus,f = fee.
• Case 2: fee > fmax From Property 2, the system energy in Region 2 is minimized when f = fmax. Thus,f = fmax.
• Case 3: fee < f * This implies δ(fee) < B0 and D0 cannot be transitioned in energy-efficient fashion at f = fee. Thus, in an effort to transition the device we have to increase frequency beyond fee and towards f * , which represents the first instance when the device can be transitioned. From Property 1, we can find that the system energy in Region 2 is minimized when f = f * . Hence,f = f * .
Based on the analysis above, we can write:
Note that, this formulation covers the three cases examined for energy minimization in Region 2 and also restrictsf to the range [f * , fmax]. Since B0 < d, f * > U and it follows thatf > U. Thus,f preserves the system feasibility as well.
Finding the Global Optimal
In the previous discussions, we showed that f = U and f =f are the local optimal values in Regions 1 and 2, respectively. However, there is no a priori reason for global optimal frequency that minimizes system energy across Regions 1 and 2 to lie in one region as opposed to the other. To determine the global optimal, it is essential to consider the local optimal values in both Regions 1 and 2 and compare them.
Recall
wu . By running the application at f =f as opposed to f = U , the CPU energy consumption increases by ΔEcpu = ac (f 2 −U 2 ) and the device energy consumption decreases by ΔE device = cP
Running the task at f =f and transitioning the device is better compared to running the task at f = U and keeping the device active throughout the frame, only if the increase in CPU energy, ΔEcpu, is overshadowed by the decrease in device energy, ΔE device .
Given frequenciesf and U where 0 ≤ U ≤f ≤ fmax, let φ(f, U) denote the net change in system energy when the application is run at f =f as opposed to f = U . Hence:
If φ(f, U) < 0 then ΔEcpu < ΔE device and the energy is minimized at fopt =f . On the other hand, if φ(f, U) > 0 then ΔEcpu > ΔE device and the energy is minimized at fopt = U . The O(1) algorithm for computing the processor frequency that minimizes the system-wide energy for the single-device model is given below.
• Set fee = (
min(fee, fmax))
• if φ(f, U) < 0 then fopt =f else fopt = U 
This implies that, iff = f * , we know for sure f = U is the global optimal and a comparison between E(U ) and E(f = f * ) is not required. However, the above inequality may not hold when B0 = T . Assume a = 1. We can verify E(f * ) = 5. 
Experimental Evaluation
In this section, we perform an experimental evaluation using the actual device specifications taken from [5] . The CPU power consumption rate at the maximum processing frequency is modeled after Intel XScale [21] . We consider a real-time application with a frame length of 44ms. The application is assumed to use IBM Microdrive during its execution. Based on the device characteristics of IBM Microdrive [5] , its break-even time can be computed as 24ms. Observe that if the worst-case execution time c of the real-time application at the maximum speed is greater than 20ms, then the device can never be transitioned to sleep state as there is not enough slack to justify it. Thus, when c > 20, the problem of system-wide energy minimization reduces to minimizing CPU energy only and running the CPU at f = U is optimal. Hence, we only vary c from 2-20ms in steps of 2ms. For each distinct utilization value, we compare three schemes.
• OPT: Optimal scheme from Section 3.2.
• Aggressive Slow-Down (AG-SD): Run the processor at the lowest frequency f = c d = U that can still meet the deadline. In this scheme, the devices are never transitioned to sleep state. The frequency f = U minimizes the CPU dynamic energy consumption only [2, 11] .
• Device-Aware Slow-Down (DA-SD): This scheme is based on the concept of energy-efficient speed [1, 8, 24] and is adopted from [1] , where the authors propose an optimal solution to the system-wide energy minimization problem ignoring DPM issues and device transition overheads. The energy-efficient speed (denoted by fee) is computed as the speed that minimizes the system energy, by considering only CPU energy and device active energy consumption. Since fee can be less than the system utilization, to preserve the feasibility, we execute the task at f = max(U, fee). If the device can be transitioned at f = fee we do so; else the device remains in active state throughout the frame. Observe that for c ≤ 18, φ(f, U) is negative, implying that the gain in device energy consumption, ΔE device , overshadows the loss in CPU energy, ΔEcpu. Hence, the system energy benefits from running the processor at speeds higher than U and f =f is optimal in this region. On the other hand, for c > 18, ΔEcpu starts to overshadow ΔE device . Consequently, running at speeds higher than U starts to hurt system energy resulting in positive φ(f, U) values. Hence, f = U is the optimal in this spectrum.
It can be seen that in the interval where c ≤ 12, OPT follows DA-SD as φ(f = fee, U) is negative. Similarly, for c ≥ 18, OPT follows AG-SD as φ(f, U) is positive. For 12 < c < 18 it can be seen that OPT follows neither AG-SD nor DA-SD. During this periodf = f * and φ(f = f * , U) is negative. Thus, OPT represents E(f * ) which is optimal in this spectrum. Notice that for this example, the optimal frequency that minimizes the system-wide energy, changes from fopt = fee to fopt = f * and finally to fopt = U with increasing utilization values. As fopt transitions from fee to f * , the device can no longer be put to sleep state af f = fee. Thus, running at f = fee consumes more system energy compared to f = U , explaining the sharp increase in DA-SD at c = 14. The optimal frequency f * when 12 < c < 18 is found by neither AG-SD nor DA-SD. The energy optimal scheme, OPT, along with finding f * also overcomes the bad performances of AG-SD and DA-SD at low and high utilization values respectively.
We emphasize that there is an interval where fopt is neither U nor fee, but f * , in the above results. Thus, the optimal scheme (OPT) is more than just determining at every point the better frequency in the set {U, fee}. In fact, there are regions where both of these well-known frequencies fail to minimize the system-wide energy consumption. Since each device can be put to sleep state at the end of the execution, or remain in active state until the end of the frame, at first, it seems that there are 2 m possibilities that need to be examined. If true, this would imply an exponential-time algorithm. By careful analysis, we establish some important properties of the optimal solution, which enables us to develop an O(m log m)-time algorithm. Let Ropt and DSopt denote the response time of the realtime application and the set of devices that will be transitioned to sleep state at the end of task execution in the optimal solution, respectively. We know that Ropt ∈ [c, d]. Without loss of generality, the break-even times are arranged in non-decreasing order, i.e. 0 < B1 < . . . < Bm < d − c. With this ordering, we can divide [c, d] 
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, respectively. The intervals I0 to Im are shown in Figure 6 . Ropt belongs to exactly one of these m + 1 intervals 3 . For convenience, we divide our analysis into two steps that eventually will lead to an O(m log m)-time algorithm.
• Step1: For each of these intervals, assuming that Ropt lies in that interval, we determine DSopt which helps to evaluate the exact system-wide energy consumption function. Once we have the exact form of system-wide energy in an interval, we show how it can be minimized.
• Step2: Based on the analysis in Step1, we narrow down our analysis to at most m + 2 cases that have to be examined before we determine the optimal solution.
We now elaborate on these two steps and present our full analysis. By ordering the devices in non-decreasing order of break-even times, Step1 can be addressed as follows. If Ropt belongs to interval Ii, then devices {Di+1 . . . Dm} cannot be transitioned as the idle time is smaller than their break-even times. However, all devices {D1 . . . Di} can and should be transitioned. This is because if any device in the set {D1 . . . Di} is not transitioned to sleep state at the end of task execution, then by transitioning that device, we would effectively reduce device energy consumption and hence obtain a schedule with reduced system energy consumption. Based on this, one can quickly infer that if Ropt ∈ Im, all m devices will be transitioned. Similarly, if Ropt ∈ I0, then none of the devices will be transitioned.
Based on the interval to which Ropt belongs, we can exactly characterize the devices that should be transitioned to sleep states at the end of task execution. With this information, we can exactly formulate the system energy consumption function when Ropt ∈ Ii. The number of devices transitioned to sleep states and hence the exact form of the system energy consumption remains the same as Ropt varies within a given interval and changes only when Ropt transitions between intervals. Let Ei(f ) represent the system energy consumption when Ropt ∈ Ii. Specifically,
Notice that in the formulation of Ei(f ), devices {D1 . . . Di} are transitioned while devices {Di+1 . . . Dm} are kept in active state throughout the frame. For uniformity, let us denote the lower and upper limits of interval Ii by LLi and ULi respectively. That is,
We can formalize the problem of minimization of Ei by enforcing that the response time of the task falls in interval Ii. This leads to the following constrained convex optimization problem for Ii denoted by OP Ti.
Constraints (2) and (3) make sure the response time of the application does not fall outside the range of interval Ii to which Ropt is assumed to belong.
Proposition 1. If the frequency f is the solution to the optimization problem
Proof. If f > fmax, from both (2) and (3) . By observing that fi is the value that sets the derivative of Ei(f ) to zero, we get the following.
Proposition 2. If fi satisfies the conditions (2) and (3) then it is the solution to the optimization problem OP Ti.
Observe that when Ii = Im, we get fm = = fee, the traditional energy-efficient speed for a task using m devices while ignoring DPM issues [1] . Assuming that fee satisfies the response time constraints for interval Im, an interesting observation at this point is that fee is only the local optimal solution for the interval Im.
If fi does not satisfy the constraints of the optimization problem then we proceed to find the optimal solution that satisfies the constraints. Lemma 1. If fi does not satisfy conditions (2) and (3) Observe that the upper limit of interval Ii becomes the lower limit for interval Ii−1. Say ULi = LLi−1 = β. We evaluate the energy consumption when Ropt = β twice, once in interval Ii and again in interval Ii−1. The difference is that in interval Ii, we assume device Di is transitioned while in interval Ii−1 we assume Di is not transitioned. This totally covers at most 2m cases were Ropt = d−Bi, i = 1 . . . m. Further, we also evaluate the energy consumption when Ropt = c and Ropt = d. Thus, an implication of Corollary 1 is that there are at most 2m + 2 cases that need to be examined to determine the optimal solution.
Observe that f = U is a natural candidate for the solution based on Corollary 1. In fact, for the single-device model where m = 1, it was shown that f = U , is always a legitimate candidate. Lemma 2 below, reduces the 2m + 2 cases to be examined as given by Corollary 1 to at most m + 2 cases. . Consequently, the CPU energy consumption in both cases is the same. Note that in both cases devices {Di+1 . . . Dm} are not transitioned while devices {D1 . . . Di−1} are transitioned. This being the case the difference in system energy consumption in the two cases, if any, must come from the energy consumption of device Di. Hence we can say Notice how the interval-optimal energy consumption Ei(f ) first increases, next decreases, then increases before decreasing once again, as we move from the first candidate frequency f1 to f2, f3 and f4. This shows that the energy consumption values of the final m + 2 cases, need not to have a welldefined relationship which can be exploited by optimization techniques. As an implication, it turns out that it is indeed necessary to evaluate and compare the m+2 candidate cases for the optimal solution.
Computing the Optimal Speed Efficiently
Based on the above characterizations we formulate an O(m log m) algorithm, given in Figure 7 , to find the optimal speed for the multiple-device model. As an implication of Observation 1, it is necessary to compare the best energy consumptions obtained by assuming Ropt ∈ Ii, i = 0 . . . m to obtain the global optimal. From Lemma 1 and 2, in every interval Ii, i = m, if f = fi does not satisfy the response time constraints then it is sufficient to evaluate and compare energy consumption at f = ULi. In I0, f0 = 0. Hence, we start out with the assumption that in the optimal solution f = U (lines 4 − 5). The E best variable holds the minimum system energy consumption value encountered so far and the f best holds the corresponding frequency. In lines 6 − 17, we consider cases where the optimal response time of the application is assumed to belong to each of the remaining m intervals I1 . . . Im. For each such interval we compute fi. Based on whether or not fi satisfies the response time constraints we compare energy consumption at either f = fi or f = ULi with E best . For interval Im if fm does not satisfy the response time constraints then it is necessary to evaluate and compare energy consumption at LLm = c, as c does not act as an upper limit to any interval. In lines 18 − 21, we perform this final comparison. At the end, f best holds the optimal value of f that minimizes system energy consumption.
Time Complexity: Sorting the devices based on breakeven times requires O(m log m) time. The algorithm performs a constant time comparison in every interval and there are at most m + 1 intervals. Thus, the complexity of the algorithm is O(m log m).
Function Optimal Speed:
Set f best = fmax 21 endif 22 return f best Function System Energy: 
Experimental Evaluation
The experimental methodology we follow in this section is the same as the one described in Section 3.3. Again, the real-time application has a frame length of 44ms. It uses three devices during its execution: IBM Microdrive (B = 24ms), Realtek Ethernet Chip (B = 20ms) and Simple Tech Flash Card (B = 4ms). The specifications of these devices are from [5] . Among the devices under consideration, IBM Microdrive has the largest break-even time equal to 24ms. We consider the effect of worst-case execution time on both optimal system slack and optimal system energy consumption. Figure 8(a) shows the optimal slack which minimizes system-wide energy as a function of c. Figure 8(b) shows the relative performance of the three schemes. The energy values are normalized with respect to AG-SD when c = 20ms. The optimal slack decreases uniformly with increasing utilization in the range 2 ≤ c ≤ 14. In this interval, f = fee is optimal, and the OPT scheme follows DA-SD. For values in the range 14 < c < 20, OPT is significantly different from both DA-SD and AG-SD. During this period one or more devices cannot be transitioned at f = fee, which explains the sharp increase in DA-SD at c = 16. The step like behavior of the optimal slack is also a consequence of the optimal frequency shifting from f = fee to an intermediate value between fee and U . Note that depending on the power characteristics of devices and frame length, the sharp increase in DA-SD scheme may also occur at an earlier stage than the one shown in figure. In such cases, the advantages of our optimal scheme is even more pronounced.
In models minimizing the system-wide energy while ignoring device transition overheads and DPM related issues, DA-SD scheme was shown to be optimal assuming it satisfies feasibility constraints [1] . Observe that AG-SD outperforms DA-SD in the spectrum c ≥ 16 in Figure 8 , is dominated by the device transition times. Thus, even at c = 20, all the three devices can be efficiently transitioned yielding lower device energy consumption. However, when c > 20, the slack is not large enough to produce a device transitioning decision, involving transitioning at least one device to sleep state, which can reduce device energy consumption to an extent that it overshadows the increase in CPU energy by running the processor at speeds higher than f = U . Thus, AG-SD is optimal in that region.
CONCLUSIONS
In this work, we addressed the problem of system-wide energy minimization through a novel approach. Unlike prior studies, our system-level energy model considered both DVSand DPM-related issues and accounted for device transition overheads. With this general model, we were able to characterize the exact interplay between DVS and DPM formally. By deriving useful properties from this characterization, we formulated a O(m log m)-time algorithm (where m is the number of devices) to determine the CPU speed and device transitioning decisions to minimize the systemwide energy. Experimental evaluations using real device parameters demonstrated the potential benefits of our optimal scheme. To the best of our knowledge, this is the first work formally investigating the interplay between two wellknown energy management techniques for real-time embedded systems: DVS and DPM, by also considering the device transition overheads at the same time. We believe that the non-trivial the interplay of DVS and DPM as portrayed in this paper provides valuable insights to system-level energy management in real-time embedded systems.
